LOGSYS – Development Environment of Embedded Systems

Béla Fehér, Tamás Raikovich, Péter Laczkó

Budapest University of Technology and Economics Department of Measurement and Information Systems 1117 Budapest, Magyar Tudósok körútja 2 <u>feher@mit.bme.hu</u> <u>http://logsys.mit.bme.hu</u>

1. Introduction

Systems built with programmable logic devices (FPGA, CPLD) and microcontrollers require efficient development support. Manufacturer development tools focus on their own devices and offer only a limited communication support with the application itself. The power supply of target systems is also usually left to external instruments.

For that reason, a new development environment has been created, which integrates the configuration, the communication and the power supply features in a vendor independent manner.

2. The Development Cable

The development cable connects the target system with the PC through the USB port. It provides a configuration interface, a control interface (a clock and a reset signal), a serial communication interface and a 5 V power output. Because different systems can use different voltage levels for communication, the development cable contains level shifter circuits. This flexibility enables the development cable to be easily attached to many targets.

TDO TCK CLK MOS I/ORE 5V		DE	OGSYS V CABLE :LDC020 ACTIVE 5V ON		Sa 18
JTAG TDO	JTAG TCK	CLK	MOSI	Vref I/O	5 V
JTAG TDI	JTAG TMS	RST	MISO	GND	Vref JTAG

3. The User Application

The user application and the device drivers require Windows XP operating system. The user application has a customizable and wellarranged graphical interface for accessing the functions provided by the development cable.

Logsys Development Environment	E	
Cold Brown 3 ≤ ■ Note at Close of an element table (LCCL2s) ■ Close of an element table (LCCL2s) Close of an element table (LCCL2s) ■ Close of an element table (LCCL2s) Close of an element table (LCCL2s) ■ Close of an element table (LCCL2s) Close of an element table (LCCL2s) ■ Close of an element table (LCCL2s) Close of an element table (LCCL2s) ■ Close of an element table (LCCL2s) Close of an element table (LCCL2s) ■ Close of an element table (LCCL2s) Element table (LCCL2s) ■ Close of an element table (LCCL2s) Element table (LCCL2s) ■ Close of an element table (LCCL2s) Element table (LCCL2s) ■ Close of an element table (LCCL2s) Element table (LCCL2s) ■ Close of an element table (LCCL2s) Element table (LCCL2s) ■ Close of an element table (LCCL2s) Element table (LCCL2s)	▲ Conversion(EXCERC) 4 1 TAB Description for LTAB data Description for LTAB data Description for LTAB data Description for LTAB data. Configure for which of data. Configure for which of data. Configure for a state of the LTAB data. Configure for the LTAB data.	
Power (LDCXH) 0 × 1 VEX.go Current 0 × 1 1950001 Maximum Value: 500 € mA Maximum Value: 500 € mA mA UPower 1,55 V Official Value: 500 € mA UPort 2,55 V Official Value: 500 € mA JTAGRET 2,46 V SampleSecond: 0 € mA	Section Image: Section	×
500,00	This S the Translaw, WADOW. T2026/001 adv.d5/bitmcop.thumpe Denses CQ015 284:cs: Connected Sett. 70 Research	70

4. Configuration

The native configuration interface is the JTAG interface for configuring programmable devices.

The LOGSYS system uses the industry standard SVF file format to describe the operations on the JTAG chain. Most manufacturer development environments provide a way to create an SVF file that describes the configuration. In case of Xilinx devices, the BIT and the JEDEC files are also directly supported by the application.

Uuery JTAG	Devices in the JTAG chain: XC3S250E (Xilinx)	~	Configure the selected device
Clear Log			
und 1 device(s) in the JTAG chain.			
Clear Log ound 1 device(s) in the JTAG chain. onfiguration is finished. Duration: 2,05 s.			

The LOGSYS configuration tool has an internal device database to manage the devices from different manufacturers in the JTAG chain. The required data can be entered manually or can be imported from BSDL files of the devices.

JTAG device database	X ollers	
ATmega128	💊 JTAG device data (XC3S250E)	
CoolRunner	Misc. device data Device ID	
Platform FLASH	Device ID code (32 bit)	Format
	01C1A093 Device ID code mask (32 bit:	O Binary
	OFFFFFF	 Hexadecimal
□- Spartan-3E FPGAs		
XC3S250E	BSDL OK	Cancel

Thanks to the JTAG device database, JTAG chains with devices from different manufacturers can be handled without any difficulties. At the beginning of the configuration process, the devices in the JTAG chain have to be queried first. Then the user can download the configuration file to the selected device.

5. Communication

The development cable supports a range of synchronous and asynchronous serial communication protocols. Basically, the popular UART can be used to communicate with the target system. A virtual serial port driver has been created so the UART of the development cable can be accessed from the Windows applications. A simple terminal interface is available in the LOGSYS environment for UART communication.

UART (LDC024)					
Data settings Baud rate: Parity: 9600 None Data bits: Stop bits: 8 1 Disconnect	Newline character Send: Expect: Vr Vr Vn Vn	O Binary ⊙ Text Set Clear Window	Receive file	I Settings	
THIS IS THE TERMINAL WINDOW. 1234567890 adoddynikinnopqratuwwyz					
Device: COM4			Status: Connected Ser	nt: 109 Received: 109 ,;;	

For simple tests or educational purposes a special communication mode called BitBang I/O is available. In this mode the software directly controls the clock, changes the reset and serial data out lines and samples the

serial data input at the rising or falling clock edge. Data files can be used for the I/O also.



The development cable also supports the master USRT (synchronous version of the UART), master SPI and master I^2C (SMBus) communication modes.

6. Power Supply and Measurement

USB ports have a short circuit protected 5 V power output and supply 500 mA current. Because the development cable consumes less than 30 mA current, the USB port can be used to power the target systems. The development cable has a power switch with adjustable current limits of 450 mA, 750 mA and 950 mA. Setting the current limit greater than 500 mA requires a Y-type USB cable. The voltage on all power lines and the output current are measured, and the results are displayed in the user application.

The user can control the power output and the current limit from the power panel. This interface also serves for displaying the measurement results and the history of the current consumption.

